

**METHOD AND APPARATUS TO SELECT CONFIGURATION
ADDRESSES FOR THE PERIPHERALS IN A COMPUTER SYSTEM**

BACKGROUND

Field of the Invention

[0001] The invention relates to peripheral devices in a computer system and their configuration.

Prior Art

[0002] A typical computer system includes several peripheral devices each having a configuration address. This address is used to select and detect different features or operating modes such as type of device, base address, register address range, first-in-first-out (FIFO) size, direct memory access (DMA) enable, word or byte read/write capability, interface speed, interface width, etc. Most often these features and operating modes are programmable to assure that the peripheral device is compatible with different software applications. The peripheral device configuration address allows the device to change its operating mode and enable/disable features, thus matching the feature set of a particular software application.

[0003] Generally, in a computer system, each peripheral device needs a unique configuration address. This permits the application software to be independent of the hardware of the device. For example, in a computer system, the first peripheral device may be assigned configuration address 00, the next peripheral device address 02, the next 04, and so. The problem with peripheral devices is that their

BRIEF DESCRIPTION OF THE DRAWINGS

[0006] **Figure 1** is a block diagram of a computer system which includes peripheral devices in accordance with the present invention.

[0007] **Figure 2** is a partial block diagram of a peripheral device for one embodiment of the present invention.

[0008] **Figure 3** is a flow diagram illustrating a method described in the present application.

09887925-062201
T02290-52628860

050607Z JUL 68

[0010] As will be seen, the present invention takes advantage of the power level control circuitry found in peripheral devices. This circuitry enables the peripheral device to operate in two modes, a normal ("powerup") mode and a "standby" mode. These modes are selected by a signal applied to each device through a signal pin or other connection mechanism. Most often, the software application selects either the normal mode or standby mode using a programmable general-purpose output unit. In the normal mode, the peripheral device is generally fully operational and performs read or write commands. In the standby mode, the peripheral device does not respond to any address or command. In effect, the peripheral device is not connected to the system in the standby mode. Each peripheral device receives a separate power level control signal, thereby allowing the selection of only those peripheral devices that are needed at a given time.

4

specific configuration address for a particular peripheral device, the software application writes a pre-selected data pattern at the desired configuration address on the address bus. In response to this data pattern, the device selects as its configuration address, the address used by the software application when the specific data pattern was written. Another alternative is that the peripheral device does not need or use a specific data pattern, rather it uses the first address written to or read from after coming out of the standby mode as the configuration address. Once this pattern is written and the configuration address is selected, the device uses this configuration address space from that point in time. The newly programmed configuration address is not alterable until the system's power is turned off and turned back on or reset is applied. The device responds only to the programmed configuration address or the implied address range and ignores all other addresses.

[0012] In operation, when a computer system starts first time (i.e. power is turned on or reset is applied), each device is put in standby mode by the software, by programming appropriate general-purpose output pins of the general-purpose output unit. The software application then sets the first peripheral device, device 1, in normal (powerup) mode with the help of general-purpose output signal, and writes the pre-selected data pattern on the data bus at the address which is to become the peripheral's configuration address. For example, if the address written to the device 1 is a 02, that becomes the configuration address for device 1. Since the other devices are still in the standby mode, those devices ignore the signals on

the bus. The software application then selects the second peripheral device, device 2, by powering up device 2 on the appropriate general-purpose output pin. The software then writes another pre-selected data pattern at a different address than the first one, for instance, 04. Device 2 then selects the address 04 as its configuration address. As an example, if there are four peripheral devices in the computer system, the system can select 2E, 4E, 6E, and 8E as the configuration addresses for each device, respectively.

[0013] While the discussion above and below centers on the assigning of a single address, this may be looked at as a base address or the starting address of an address range. Implicit in assigning an address, is the assignment of a second, next address. For instance, when 00 is assigned, 01 is implicitly assigned. Two addresses are required for operation of the peripheral device in most instances such as for SIO. Also, while the discussion centers around the assignment of an address, this may be looked at as an address space because of the mapping that typically occurs.

[0014] Referring to Figure 1, a system is shown having a processor 10 which may be, for instance, a commercially available microprocessor, microcontroller or other central processing unit (CPU). This processor communicates over a bus with a chip set which includes a programmable general-purpose output unit 12. A memory 11 such as a dynamic random-access memory (DRAM) 11 is coupled to the unit 12. Another bus 14 which includes address, data and control bus signals is coupled between the unit 12 and each of the peripheral devices 16, 18, and 20. A

0987925-06201
T02290-5362860

separate power level control line (normal/standby line) is connected to each of the peripheral devices from the unit 12. For instance, line 15 is connected to device 16, line 17 to device 18 and line 19 to device 20. Each of these lines received a power control signal which enables its respective peripheral device to be in either a standby or normal mode.

[0015] As mentioned above and as will be discussed below, the power level control line and its signal are used in the present invention not only to control the power level in the device, but also to enable the initial assignment of a configuration address.

[0016] Referring to Figure 2, a portion of a peripheral device 25 is illustrated. It includes a power level controlled circuit 28, which receives a power level control signal on line 26. The circuit 28 may be an ordinary control circuit such as currently used in numerous peripheral devices to control the power level in the peripheral device. For purposes of the present invention, a signal from this circuit is coupled to the configuration control and memory circuit 27 on line 29. The signal on line 29 indicates when the peripheral device is powered up.

[0017] The configuration control and memory circuit 27 of Figure 2 provides coupling between the address and data buses 29 and 30, respectively and the peripheral device 25. Circuit 27 upon reset (this includes the initial powering up of the computer system) has no assigned configuration address. At the time all the peripheral devices are standby mode or controlled by the power level signals. After a signal is received by a circuit 27 on line 29 indicating that the device has entered

the normal (powerup) mode, the circuit 27 is then ready to store its configuration address. The first address from the bus 29 is accepted and defines the configuration address space for the peripheral 25. Once the data from the bus has been accepted and the configuration address space defined, subsequent standby mode or normal mode entry or exit of the peripheral device 25 does not change or erase the configuration address. Until a reset occurs, or the device power is turned off or back on, such as indicated by line 32, the configuration address space remains fixed. When for instance, and application software needs to change operating parameters of the peripheral or a different application software needs to be run, the peripheral device's 25 features can be reconfigured; however, its configuration address remains the same from one application to another.

[0018] The programmed configuration address is stored in a latch, register or other memory. The circuit 27 also recognizes the next address (e.g., 01 and 02) as mentioned above, once it is programmed with its configuration address. The memory storing the address is cleared on reset or power turned off.

[0019] Once the configuration address has been defined for the peripheral device, the device can be configured for a particular application as is currently done.

[0020] The steps of the present invention are illustrated in Figure 3. When a computer system is first turned-on or when a reset occurs, the start configuration sequence 40 is initiated. Note, this does not occur on a context change as mentioned above. Once the sequence begins as indicated by step 41, all the peripheral devices

are in standby mode by asserting general purpose output signals to all the devices. Then as indicated by step 42, the general purpose output signal is deasserted (device is normal mode) for a first peripheral device. When this occurs, as indicated by step 43, an address is written to that peripheral device. For instance, a pre-determined data pattern is coupled to the device which is interpreted as an address space. Now, as indicated by step 44, this address is recorded, that is, it is stored in memory by the peripheral device. This can be done using a register which remains powered up during the standby mode.

[0021] Step 45 is used to determine whether there are peripheral devices remaining that have not been assigned a configuration address. If, for instance, there are three peripheral devices, after the first device is assigned a configuration address, steps 42, 43, and 44 are repeated for device 2, and repeated again for device 3. Thus, steps 42, 43, and 44 are repeated until a unique configuration address has been assigned to each of the peripheral devices. Then, as indicated by step 46, the computer system can determine the characteristics of each of the devices and can configure them as needed for each application. Finally, as indicated by step 47, the configuration sequence is completed and normal application operation can begin.

[0022] Thus, a method and apparatus has been described for assigning configuration addresses to peripheral devices.